Hardware

CPU Design in VHDL

A behavioral CPU model connecting arithmetic, registers, and instruction decoding.

My role

CPU design and FPGA coursework

Context

Course project

• Designed the arithmetic logic unit, register file, and instruction decoder in VHDL.
• Used ModelSim for simulation and Xilinx Vivado for synthesis.